



SEGA OF AMERICA, INC.
Consumer Products Division

Rex Sabio
242

32X Hardware Manual

Doc. #MAR-32-HM-072294

© 1993 SEGA. All Rights Reserved.

CONFIDENTIAL

PROPERTY OF SEGA

History

- Provisional Version 1: (May 11, 1994)
- Introduction, Sections 1 ~ 3.4, 4.2, 6.3
 - Total 64 pages
- Provisional Version 2: (May 23, 1994)
- Sections 3.5, 4.5 ~ 4.4, 5.1, additions
 - Total 89 pages
 - not created (chapter 5: Usage Examples)
- Revision (1): (May 25, 1994)
- Introduction, Chapters 1 and 2
 - Terminology
 - Title change (Chapter 2) "32x Features" →
- "Configuration"
- Coordination of items (2.1, 2.2)
 - Overview, Detail of features, placement relation in and after chapter 3
- Revision (2): (May 31, 1994)
- Improved structure of Chapter 4
 - Listed accessible blocks
 - Deleted unneeded duplication between sections
- Provisional Version 3: (June 1, 1994)
- "SH2 Memory Map" (Chapter 3) FIFO 2 word → 4 word
 - Contents, index, etc.
 - Indicated new sections 2.2, 3.3 concerning provisional version 2. But resulting applications replacing section 4.2 were lost
 - Deleted entries concerning Chapter 5 (Usage Examples)
 - Total 86 pages

Introduction

This manual applies to the development of game software and explains power up booster "32X" hardware functions for the MEGA Drive.

Manual Configuration

This manual is composed of the following chapters.

Chapter 1 Introduction to the 32X

Introduces the main function of the 32X.

Chapter 2 Configuration

Explains the hardware configuration and purpose of each part.

Chapter 3 Functions

3.1 Mapping

Explains the layout on CPU address space of each hardware part.

3.2 Registers

Explains the meanings of register and buffer address sequence and address, also set values.

3.3 VDP

Explains functions as image data formatting, screen shift, character overwrite, and PLL.

3.4 PWM

Describes the PWM sound source and the PCM data play method.

3.5 SH2

Explains the main CPU features and its connection with the MEGA Drive.

Chapter 4 Accessing the 32X Block

Explains about registers and buffers that can be accessed from each CPU, the method of using Access Authority, and Access Error.

Chapter 5 Miscellaneous

5.1 Boot ROM

Explains operations from when the power is turned on until executing the application.

5.2 Security

Explains areas decided by previous uses of the cartridge ROM.

5.3 Restrictions

Explains cautionary points in creating applications.

Terminology

RISC (Reduced Instruction Set Computer)

This computer architecture improves performance by simplifying instruction specifications and has simplified hardware achieving a high efficiency pipeline (parallel process of instructions within the computer).

SH2 (SH7096)

At the core of the RISC-type CPU in the HDachs original microcomputer is a 32-bit divider and cache memory.

Cache

The cache is comparatively small size high-speed memory placed between the large size low-speed memory and the CPU. When data of the address to be accessed by the CPU is stored in the cache memory, it is referred to as cache hit, and when the data can be accessed, the CPU can be operated at high speeds. When address data of to be accessed by the CPU is not stored in the cache memory, it is referred to as cache miss. The contents of the cache memory is replaced by data in the main memory.

SDRAM (Synchronous Dynamic Random Access Memory)

The SDRAM differs from the typical DRAM that a two-line address is held internally once. That is independently synchronized to the clock and transfers continuously separate from the internal DRAM operation speed.

DSP (Digital Signal Processor)

Signal Processor containing a high-speed divider

DMA (Direct Memory Access)

Transfers data directly between the memory and peripheral units (I/O) or between memories without going through the CPU, usually achieved by the DMA controller (DMAC).

FIFO (First-In First-Out)

Method of outputting in the same order as inputting in the input/output operation of a buffer register or buffer memory

Master / Slave

Refers to the priority order of use authorization of a bus to which more than one processor is connected. Master takes a normal bus authorization and slave obtains permission of the master and takes bus authorization when slave bus access occurs

Contents

Introduction	1
Manual Configuration	1
Technology	2
Chapter 1 Introduction to 32X	1
1.1 Introduction to 32X	2
Chapter 2 Configuration	5
2.1 32X Block Diagram	7
2.2 About the 32X Blocks	8
MBCA Drive I/F Component	8
32X Cartridge Component	8
SH2 Component	8
SDBA1 Component	9
Frame Buffer Component	9
VDP Component	9
Color Printer Component	10
PWM Component	10
Chapter 3 Functions	11
3.1 Mapping	13
MBCA Drive Memory Map	13
SH2 Memory Map	13
3.2 Registers	17
System Registers	17
VDP Registers	14
3.3 VDP	17
Display Mode	18
Line Table Format	18
Priority	18
Direct Color Mode	17
Packed Pixel Mode	18
Run Length Mode	18
HLS Function	11
Clock Used by the 32X	13
SHLink and Display Window	13
VBlank and Display Window	13
VDP Register Lock Timing	14
3.4 PWM	18
PWM Sound Source	18
Parameters of 32X PWM	18
Creating Wave Form Data	18
Cycle and Pulse Width Settings	17
3.5 SH2	18
Master and Slave	18
Cache	18
Page	18
DMA	18
Master-Slave Communication	14
48008-SH2 Communication	17
Interrupt	18

Chapter 4: IIX Block Access	71
4.1 IIX Block Access by SIO	79
4.2 IIX Block Access by SRIO	75
4.3 IIX Block Access by CMI	76
4.4 Access Timing of each CPU to IIX Block	77
Chapter 5: Other	79
5.1 Boot ROM	81
5.2 Security	84
5.3 Cautionary Notes	84
Index	90

Rex Sabio
242

Chapter 1

Introduction to 32X

Rex Sabio
242

Chapter 1 Contents

1.1 Introduction to 32X 3

1.1 Introduction to 32X

The 32X is a power-up booster installed in the MEGA Drive cartridge slot. This adds a bitmap screen of up to 32,768 simultaneous colors and stereo sound source that plays PCM data to the graphics and sound of the existing MEGA Drive. Two 32-bit RISC CPUs are mounted for starting screen graphics processing.

- **New Screen Offered**

Frame buffer: 1 Mbit DRAM x 2 (alternating draw/display)

Maximum 32,768 colors, bitmap format

3 mode data format

Direct color / Packed Pixel / Run Length

• Scroll by hardware, no sprites exist

- **New Sounds Offered**

Stereo sound source that plays PCM data

D/A conversion by a PWM modulation (11-bit resolution)

- **High-Speed Microprocessor**

Two SH2 chips for the main CPU

32-bit RISC chip with built-in processor similar to D52

- **Memory**

4 Kbyte Cache memory (built into the CPU)

2 Mbit SDRAM (main memory)

- **Development Language**

C Language, Assembly Language

Chapter 2

Configuration

Chapter 2 Contents

2.1 32X Block Diagram	7
2.2 About the 32X Board	8
MEGA Drive I/F Component	8
32X Cartridge Component	8
SH2 Component	8
SDRAM Component	9
Frame Buffer Component	9
VDP Component	9
Color Palette Component	10
PWM Component	10

2.1 32X Block Diagram

32X is made up of the following parts (see Figure 2.1).

- MEGA Drive I/F Component (I/F chip built-in)
- 32X Cartridge
- SH2 Component
- SDRAM (2 Mbit)
- Frame Buffer (1 Mbit X 2)
- VDP Component
- Color Palette Component (VDP chip built-in)
- PWM Component (I/F chip built-in)

These hardware resources (excluding the SH2 and SDRAM components) contained by 32X are directly controlled by the MEGA Drive 68000 CPU. The ROM cartridge can be read from both the MEGA Drive and 32X. Images and sound made by 32X are combined with images and sound made by the MEGA Drive.




Figure 2.1 32X Block Diagram

2.2 About the 32X Block

The role and features of each 32X block shown in section 2.1 is explained below. See chapter 3 for more information.

MEGA Drive I/F Component

This is an interface connecting the 32X to the MEGA Drive. The 32X hardware resources (graphics, sound, and communication with SH2) and cartridge ROM are mapped through the MEGA Drive I/F in the MEGA Drive main CPU (68000) address space.

32X Cartridge Component

The content of the ROM cartridge installed in the 32X cartridge slot (SH2) is read from both the 32X CPU SH2 side and the MEGA Drive side 68000 (and 280). Nevertheless, SH2 has priority when conflict between the two exists.

SH2 Component

There are two SH2 chips as main CPUs mounted on the 32X, and the cartridge ROM is connected with 32X hardware resources (graphics, sound, and communication to 68000) on a common bus. The 2 SH2 units are fixed to die-queller and slave by packaged conditions, the normal master gets bus authorization and slave gets bus authorization after obtaining permission of the master in the time of bus access. MEGA Drive hardware cannot map in SH2 address space. Consequently, MEGA Drive information is indirectly received by communication with the 68000. The 32X has a control register that issues interrupts from 68000 to SH2. A FIFO is gate that can send data (writes from the 68000 to the DMA built-in the SH2) and a register that is able to read and write (reads from the 68000 and SH2, and reads/writes from the 68000).



SDRAM Component

The 32X has 2 Mbits of SDRAM (synchronous DRAM) as its main memory for the SH2 chips. The SH2 program on the cartridge ROM is loaded in the SDRAM then executed. The SDRAM arranges 32 bytes and reads to the buffer inside the chip, after which, in order to synchronize to the SH2 clock and transfer sequentially, a 32 data after the second data set can be transferred without any restrictions incurred by the operation within the memory. The SH2 is able to repeatedly execute data replacement by combining with the SDRAM when cache miss occurs.

Frame Buffer Component

Memory that saves the display contents of one part of the color display is called a frame buffer. For one screen, the display flickers when rewrite does not finish in 1 V Blank (vertical retrace line interval). Therefore, the memory is arranged as two screens in 32X and a method is used to alternately use ~~adv~~ between the update screen and display screen. The frame buffer performs the switching operation with each 1 Mbit and program.

VDP Component

32X VDP holds the frame buffer as a control screen and controls the display of the color display. This screen combines MEGA Drive control A, scroll B, and sprite as one screen in the front or back. The following three modes can be selected from data format in the frame buffer.

Direct Color Mode

The direct color mode allocates each of 16 bits to 1 pixel on the screen of which 16 bits is used and indicates any color from 12,768 colors.

Packed Pixel Mode

The packed pixel mode allocates each of 8 bits to 1 pixel on the screen and colors indicated on the color palette mentioned later and indirectly indicated.

Run Length Mode

The run length color allocates 16 bits as 1 collection of identically colored pixels that continue given more than 1 pixel in the direction of the scan line. Pixel numbers that are contiguous within 1 of the 16 bits and colors indicated on the color palette with the remaining 8 bits are indirectly indicated.

Color Palette Component

The color palette is a 256 word RAM block. When in the packed pixel mode or run length mode, pixel data in the frame buffer selects colors (256 colours from among 32,768 colors) indirectly selected here in advance.

The color selection format is the same whether selecting per frame buffer in the direct color mode, or per color palette in the run-length mode. One color is 14-bits, of which 13 bits are used, and any color can be selected from 32,768 colors. The remaining 1 bit is called a priority-bit (through-bit), pixels indicated by this bit is color are displayed opposite to the MEGA Drive screen. For example, when 32X screens are combined in the rear as a single scroll A, scroll B, and sprite screen color the pixels that indicated the color of this bit is displayed in front of the MEGA Drive screen.

PWM Component

PWM (Pulse Width Modulation) replaces sampling data with the pulse width and outputs the pulse width. If output is through an integrated circuit, the amplitude can be controlled by the pulse width. The 32X can regenerate analogue PCM wave data converted in advance for PWM.



Chapter 3

Function

Chapter 3 Contents

3.1	Mapping	13
	MC68K Drive Memory Map	13
	SH2 Memory Map	15
3.2	Registers	17
	System Registers	19
	VDP Registers	34
3.3	VDP	37
	Display Modes	39
	Line Table Format	40
	Priority	48
	Direct Color Mode	47
	Packed Pixel Mode	48
	Run Length Mode	50
	PLL Function	51
	Clock Used by the SH2	52
	HBlank and Display Periods	53
	VBlank and Display Periods	53
	VDP Register Latch Timing	54
3.4	PMU	55
	PMU Sound Source	56
	Functions of SH2 PWM	56
	Creating Wave Form Data	58
	Cycle and Pulse Width Settings	57
3.5	SH2	59
	Master and Slave	60
	Cache	61
	Purge	60
	DMA	64
	Master-Slave Communication	66
	Modio SH2 Communication	67
	Interrupts	68

21 45 05 00

The ZX hardware can be controlled from both the main CPU S12 and MEGA Drive 68000. As stated in the last chapter, the layout of each block in the address space of both CPUs is explained here.

WILLIAM BRUCE WATSON, M.D.

In using the ZXK, the exclusive initial program provided by SEGA is laid out cartridge ROM of 32Kbit or more and jumped by the reset vector. To map the ZXK in 8000 address space, this program sets the ADDRESS (address enable) bit to L to initialize the hardware, and executes the application. The figure below shows the 8000 address space immediately after the power is turned on and the initial program executed.




Figure 10.1 *Abstract: Software Development Process*

ROM Access When Using the SH2

The 68000 vector area (000000H - 0000FFH) is assigned by the custom built-in 8ROM. Because the ROM contents are 0080200H, 0080204H, 0080208H, ... After 004200H (200H of the cartridge ROM), 4-byte JUMP commands are arranged into a jump table.

Only when the RV (ROM to VRAM DMA) bit is 1 is it assigned by the cartridge ROM to 100H - 3FFFFH. ROM access from the SH2 at this time waits until 68000 services the RV bit to 0.

When the RV bit is 0 access is from 680000H - 9FFFFFFH to the cartridge ROM. 680000H - 6FFFFFFH is allocated by loading 006000H - 07FFFFFFH (4 Mbits) of the cartridge ROM. In 006000H - 9FFFFFFH, a cartridge area of 32 Mbits is divided into 4 banks and accessed by the bank set register.

When the 68000 and SH2 are accessed at the same time, the SH2 has priority. Otherwise access is granted on a first come, first served basis. The second access waits until the first is over.

When the 68000 and SH2 access the same area at the same time, the SH2 has priority. Otherwise access is granted on a first come, first served basis. The second access waits until the first is over.

The MEGA Drive has a bank set register (A150F1H - A150F7H odd numbered addresses) for coping with a cartridge ROM that exceeds 32Mbits. The RV bit should be set to "1" beforehand when accessing here.

Access to the SH2 VDP

The PM (VDP access authorization) bit must be 0 before the Mega Drive can access the Mars frame buffer, overwrite images, VDP register or color palette. When the bit is 1, reads are unaffected and writes are ignored. Color palette access is words only not bytes.

The frame buffer, overwrite image, VDP register, and color palette can be accessed from the MEGA Drive side only when the PM (VDP access authorization) bit is 0. When this bit is 1, reads are unaffected, and writes are ignored. Color palette access is in words only not following bytes.



SH2 Memory Map

The 32X has two SH2 chips mounted to a common bus. Consequently, memory maps of the two chips shown in Figure 3.2 are the same. The SH2 has a built-in cache memory for increasing the speed of command and data accessing. Access of identical components of the 32X can be accessed by two cache/cache through addresses. In case of the cache address, it is read if data of the address to be accessed is in the cache memory. If not in the cache memory, it is read directly from that address, and the cache memory is replaced by the data.

Cache Through Address	Cache Address		
0000000H	0000000H	Reset ROM	
0004000H	0004000H	Super 32X SH1 REG	
0008000H	0008000H	VDP REG	
000C000H	000C000H	Color Palette	Cannot be accessed when FM-D Color palette can access only in words
000E000H	000E000H		
0010000H	0010000H	ROM Controller	Cannot be accessed when FM-D
0400000H	0400000H		
0402000H	0402000H	Frame Buffer	
0403000H	0403000H	Graphics Image	Cannot be accessed when FM-D Word access FPG
0404000H	0404000H		
0C00000H	0C00000H		
0C02000H	0C02000H	CDROM	
0C04000H	0C04000H		
0C08000H	0C08000H		

Figure 3.2 SH2 Memory Map

Cache Area Access

Cache memory is memory used for rapidly supplying commands, operands, and data to the CPU. The 32X addresses the cache after commands and data are loaded in the SRAM. In 32X, after having loaded command and data into the SRAM, the cache access is performed. The 32X system register and VDP registers among others must be cache-through accessed because values through the VDP or other CPU are replaced and the contents of the cache can no longer be guaranteed.

Cartridge ROM Access

Only when the RV (ROM to VRAM/DMA) bit is 0 can SH2 be accessed to the cartridge ROM. When the RV bit is 1 and is accessing from SH2 to the cartridge ROM, a reset occurs until 68000 replaces the RV bit with 0. The RV bit from SH2 can only read.

32X VDP Access

Only when the PM (VDP access authorization) bit is 1, can the frame buffer, over-write images, VDP register, and color palette access from the SH2 side. When the PM bit is 0, read is underlined and write is ignored. The color palette access only in words but not in bytes.

The frame buffer and overwrite image have 4 word write FIFO and can write in 3 clock cycles. Five clock cycles are required when continuously writing 4 words or more.



3.2 Registers

32X registers are classified as shown below. Meanings of the address and set value of each register are also shown.

32X System Register

(MEGA Drive)

Addr 10 to 15H 32X

Adapter control register

Source: Interrupt for SH2

Interrupt control register

ROM cartridge bank switching

Bank set register

Transfer data to SH2 (DMAC)

DREQ control register

SH to SH DREQ Source Address register

SH to SH DREQ Destination Address register

SH to SH DREQ Length register

FIFO register

Parallel signal output to cartridge
register

SEGA TV register

Communication in both directions with SH2

Communication port register

Control of PWM Sound Source

PWM Control register

Cycle register

L ch pulse width register

R ch pulse width register

Mono pulse width register

(SH2)

Interrupt control for SH2

Interrupt mask register

H Count register

VRES interrupt clear register

V interrupt clear register

H interrupt clear register

CH0 interrupt clear register

Pixel interrupt clear register

32X custom component activation

Sleepy change register

MEGA Drive data

received by DMAC of SH2

DREQ control register

SH to SH DREQ Source Address register

SH to SH DREQ Destination Address

SH to SH DREQ Length register

FIFO register

Communication in both directions with SH2

Communication port register

Control of Pixel Sound Source

Pixel Control register

Cycle register

L ch pulse width register

R ch pulse width register

Mono pulse width register

VDP register

Display mode selection

Bitmap Mode register

Frame buffer control

Frame buffer control register

Screen shift

Screen shift control register

Data fill for texture buffer

Auto Fill Length register

Auto Fill Start Address register

Auto Fill Data register

Rex Sabio
242



System Registers

(MEGA Drive side)

Using the 32X

• Adapter Control Register

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MD-type	SH2				Reset Data								SH2-type			SH2-type
AT1500H	10M	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

- FM VDP Access Authorization
 - 0 MD (initial value)
 - 1 SH2
- REN SH2 Reset Enable
 - 0 Disable
 - 1 Enable
- RES Resets SH2
 - 0 Reset
 - 1 Cancel (reset initial access by the initial program. Change not allowed.)
- ADEN Adapter Enable Bit
 - 0 Prohibits use of 32X
 - 1 Permits use of 32X (initialization by the initial program. Change not allowed.)

Switching access authorization is done while writing to the FM bit. Therefore, be aware that if writing to the FM bit is done by MEGA Drive while SH2 accesses VDP access authorization, authorized to switch to MEGA Drive.

Downloaded from <http://ajph.org/> at University of Illinois on May 12, 2015

■ **Unemployment Control Measures**

© 2005 Blackwell Publishing Ltd



INT0	Slave SH2 interrupt command
0	NO OPERATION (invalid value)
1	Interrupt command
INTW0	Master SH2 interrupt command
0	NO OPERATION (invalid value)
1	Interrupt command

Transfer Data to SH2 DMA2

• DRBQ Control Register

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DRBQ Data																
DRBQ Ctrl																

- Full: DMA FIFO Full
 0: Can write
 1: Cannot write
 RV: ROM to VRAM DMA
 0: NO OPERATION (initial value)
 1: DMA Start Allowed

The SH2 side cannot access the ROM when RV=1. (When doing ROM to VRAM DMA, be sure that RV=1) Waits until RV value becomes 0 (RV=0) before accessing

RV	Mode
0	No Operation
1	CPU side: start writes data to FIFO

The internal system starts operation when RV=1. Writing 0 force-ends the operation. It is automatically set to 0 after DMA ends.

• DRBQ TO SH DRBQ Source Address Register


(Access: Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DRBQ Data																
DRBQ Ctrl																

Because the DRBQ control does not use this data, nothing needs to be set at the time of CPU WRITE.

• 68 TO SH DRQ Destination Address Register

(Access: Word)



Sets the SH2 wide (SDRAM) address. The DRQ circuit does not use this data. Thus, when the destination address is known beforehand by SH2, or when SH2 doesn't need to know, no settings are needed.

• 68 TO SH DRQ Length Register

(Access: Word)



Sets the number of data items (unit: word) to be sent to SH2 side. The value to be set is in 4 word units. Low order 2 bit write is ignored (00 fixed). Be sure to set this register for CPU WRITE. At each transfer, this register is decremented and when it becomes 0, the DRQ operation ends. Transfer is done 100M times when 0 is set. Read same reads the actual count value.

• FIFO Register

(Access: Word)



Data is written to this register when DRQ is used by CPU WRITE.



Refresh Signal Output to Cartridge

• SEGA TV Register

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
WD Sync																
A15:0A0																00

CR:

Cartridge Mode

0: ROM (control + value)

1: DRAM

This is a SEGA TV exclusive register, use of this bit with other applications is prohibited.

Communication in Both Directions with SHD

• Communication Port

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MD Side																00
A15:00H																
A15:00H																
A15:00H																
A15:00H																
A15:00H																
A15:00H																
A15:00H																

This is an 8 word bi-directional register. Read/write is possible from both the MEGA Drive and SHD sections, but when writing the same register from both at the same time, the value of that register becomes undefined. Caution is advised.

PWM Sound Source Control

• PWM Control Register

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8
MD Side Attribute	---	---	---	---	TM0	TM1	TM2	TM3
	Read Only							
Bit	7	6	5	4	3	2	1	0
Read Only	KTP	---	---	---	EMDQ	EMDQ	LMOD	LMOD
	Read Only							

TM0 = 0 PWM timer interrupt interval

KTP EMDQ 1 occurrence enable (SH2 side only)

0 OFF (initial value)

1 ON

EMDQ	EMDQ	OUT
0	0	OUT
0	1	0
1	0	1
1	1	Setting not allowed

LMOD	LMOD	OUT
0	0	OUT
0	1	0
1	0	1
1	1	Setting not allowed

Both channels set to Left or Right

• Cycle Register

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MD Side Attribute	---															

The base clock frequencies of the cycle registers are fixed respectively NTSC at 23.00 MHz and PAL at 22.05 MHz (set value x 50ns because the cycle

NTSC 50ns = 20.00 MHz PAL 50ns = 22.05 MHz)

The cycle counter does not operate when both Lch and Rch are off.



• Lch Pulse Width Register

(Access: Byte/Word)




The value set by bit 11 = 0 = Set becomes the pulse width.

FULL	Conditions of pulse width FPD
0	Open available
1	No open available
EMPTY	Conditions of pulse width FPD
0	Data per FPD
1	No data per FPD

• Rch Pulse Width Register

(Access: Byte/Word)



See explanation of Lch pulse width register.

• Mono Pulse Width Register

(Access: Byte/Word)



See explanation of Lch pulse width register.

If writing to the register, the same value is written to both Lch and Rch.

Note Bits 15-011 of all Lch, Rch, and MONO pulse width registers are write only. When read is performed, undefined data is read. Each PWM of Lch and Rch have three separate FPD steps.

When both the L and R channels are off, because the cycle counter does not operate, once the FULL bit is set to "1", it will not become "0" as long as the channels are not turned on. When either the L or R channel is on, because the DRP side FPD is also operating, no sound will be output, however, data written FPD will disappear. If writing when FPD is FULL, the oldest data is discarded, and the newest value are read at a time.

[SH2 side]

Interrupt Control for SH2 • Interrupt Mask

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Set Data	PM												V	H	CMD	PWM
20000000																

PM	VDP Access Authorization
0	MEGA DRIVE (initial value)
1	SH2
ADEN	Adaptation to this bit
0	the I/O use prohibited
1	the I/O use allowed
CARD	Cartridge insert consultation
0	limited
1	Not assumed
SEN	HINT approval within V Blank
0	H INT not approved (initial value)
1	H INT approved
V	V INT Mask
0	Mask (initial value)
1	Valid
H	H INT Mask
0	Mask (initial value)
1	Valid
CMD	Command Register (Mask)
0	Mask (initial value)
1	Valid
PWM	PWM timer interrupt mask
0	Mask (initial value)
1	Valid

This register is mapped to the same address for both SH2 master side and slave side. But V, H, CMD, and PWM each possesses exclusive addresses on the master side and the slave side. Other bits are common to both the master and slave sides. Please note carefully that if a "1" is written to the PM bit, access authorization is locked to switch to the SH2 side even if access of VDP is in progress on the MEGA Drive side.

• **SI Count Register**

(Access: Byte/Word)



Sets SI unit occurrence interval. Designated by the number of lines.
0 = each line (initial value)

• **VRIS Interrupt Clear Register**

(Access: Word)



Clears VRIS interrupt (interrupt caused by pressing the MEGA Drive reset button).
If not cleared, interrupt will no longer occur.

• **V Interrupt Clear Register**


(Access: Word)



Clears V interrupt. If not cleared, interrupt will no longer occur.

• **H Interrupt Clear Register**

(Access: Word)



Clears H interrupt. If not cleared, interrupt will no longer occur.

• CMD Interrupt Clear Register

(Access : Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit Data																
Access Len	Write Only															

Clears CMD interrupt (command interrupt). If not cleared, interrupt will no longer occur.

• PWM Interrupt Clear Register

(Access : Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit Data																
Access Len	Write Only															

Clears PWM interrupt. If not cleared, interrupt will no longer occur.



• Points to be aware of concerning Interrupts

(1) J2X has VRESINT, VINT, HINT, CMDINT, and PWMINT, but among these only CMDINT has points which differ from other INT. Interrupt is enabled by the Interrupt Mask Register (2004000H) within the SH2 system register, INT occurs, and when INT is masked by the Interrupt Mask Register within the system register before that INT is received, the following will happen.

a) VRESINT, VINT, HINT, PWMINT

INT continues to occur until each INT is cleared

a) CMDINT

INT is negated. But when CMDINT is enabled after CMDINT is not occurred, CMDINT is again asserted.

In short, when all INT occur before they are masked, the INT conditions will continue to be saved as long as that INT is not cleared. But when Interrupt is masked only for CMDINT, INT will temporarily disappear. Still, because CMDINT information will be saved as long as it is not cleared, INT will again occur if CMDINT is enabled.

(2) HEN (HINT authorization bit during H Blank) inside the interrupt mask register of SH2 is common to both Master and Slave. The HINT occurrence interval is affected by this HEN bit.

The value set in the H Count register is enabled, as the next H Blank occurs, after being loaded in the internal counter when H Blank is negated. Also, the internal counter generates HINT as a result of the count, but when H Blank is negated the H Count register value is released. Therefore, when the H Count register is set when H Blank does not occur (because it is not loaded in the internal counter), the next H Blank occurs, HINT may occur according to the value prior to setting the H Count.

ex. 1) When H Count register = 0, 1 is set in the H Count register during H Blank. When HEN = 0, HINT occurs when the second H Blank after the existing H Blank is negated.

ex. 2) H Count register = 0 and H Count is set to 1 when H Blank does not occur. When HEN = 0, HINT occurs during the next H Blank. HINT occurs during the 2nd H Blank after the H Blank is negated because the H Count register setting (value) is loaded in the internal counter when this H Blank is negated.

Activating the 32K Custom Component

• Stand-By Charge Register

(Access: Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SH Side	Write Only															
200040024																

Use with system (Boot ROM): Access to this register from the application is prohibited.

Receiving MEGA Drive Data by SH DMA2

• DREQ Control Register

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SH Side	Read Only															
200040084	Full, Empty															
	Full															
	Frame Buffer, Write Cache Full															
	0: Space															
	1: No Space															
	EMPTY															
	Frame Buffer, Write Cache Empty															
	0: Data															
	1: No Data															

See explanation of MEGA Drive register for more.

• 68 to SH DREQ Source Address Register

(Access: Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SH Side	Read Only															
200040084																
200040084																

• 68 to SH DREQ Destination Address Register

(Access: Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SH Side	Read Only															
200040084																
200040084																

See explanation of MEGA Drive side register.



• 16 to 5H DRQ Length Register

(Access : Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DR Length	Fixed Only														0	1
20004010H															(Fixed)	

See explanation of MEGA Drive side register

• FIFO Register

(Access : Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
FIFO Size	Read Only															
20004012H																

See explanation of MEGA Drive side register

Communications in Both Directions with 64800

• Communication Port Register

(Access : Byte/Word)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Data															
20004020H																
20004021H																
20004022H																
20004023H																
20004024H																
20004025H																
20004026H																
20004027H																
20004028H																

See explanation of MEGA Drive side register

PRM Sound Source Control

• PRM Control Register

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8
Bit field	Read Only				Read	Read	Read	Read
29004000h	---	---	---	---	TM2	TM2	TM1	TM0
Bit	7	6	5	4	3	2	1	0
Bit field	Read Only				Read	Read	Read	Read
29004000h	MDP	---	---	---	PMDS	PMDS	LMDS	LMDS

See explanation of MEGA Drive side register

TM0 ~ 3 set the PRM timer interrupt interval and ROM to PRM transfer cycle. Interrupt occurs by cycle register set value x TM cycle. When TM_n TM_n interval is the same as the cycle register. When TM = 0 the interval is 16 times the cycle register.

• Cycle Register

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field	Read Only															
29004000h	---															

See explanation of MEGA Drive side register

• Lch Pulse Width Register

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field	Read Only				Write Only											
29004000h	Full Width				---											

See explanation of MEGA Drive side register

• Rch Pulse Width Register

(Access: Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bit field	Read Only				Write Only											
29004000h	Full Width				---											

See explanation of MEGA Drive side register



• Mono Pulse Width Register

(Access : Byte/Word)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SH-1 Side	Reset Only				Write Only											
00004000h	00000000				0000000000000000											

See explanation of MEGA Drive side register

Rex Sabio
242

VDP Registers (Both MEGA Drive and SH2 Console)

Display Mode Selection

• Bitmap Mode Register

(Address: Bytes/Word)

	Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MD Size	Address	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD	MD
Sw Size	00004100H	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Switching is always allowed, but is valid from the next line.

- PM: TV format
- 0: PAL
 - 1: NTSC

Switching is possible only during V-Blank.

- PM: Screen Priority (explained later)
- 0: MEGA Drive has priority (default value)
 - 1: 32X has priority

Switching is always allowed, but is valid from the next line.

- MD: 340 Line Mode (Valid only when PM=0)
- 0: 324 Line (original value)
 - 1: 340 Line

M1	MD	Mode
0	0	Interlaced (original value)
0	1	Progressive Mode
1	0	Original Aspect Ratio
1	1	Full Screen Mode

Switching is always allowed, but is valid from the next line.



Frame Buffer Switching

• Frame Buffer Control Register

(Access: 1 Byte/Word)

		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
MD Size	A16B4M4	Read/Code																																
DR Size	3200B4M4	Read/Code	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

VBLK

V Blank

- 0: During display period
- 1: During V Blank

HBLK

H Blank

- 0: During display period
- 1: During H Blank

PEN

Palette Access Approval

- 0: Access denied
- 1: Access approved

FS

Frame Buffer Access authentication

- 0: Access approved
- 1: Access denied

FS

Frame Buffer Swap

- 0: Transfer DRAM to VDP side (normal mode)
- 1: Transfer DRAM from VDP side

- Swapping the Frame Buffer is allowed during V Blank (VBLK = 1) or when in the Blank mode. However, writing the PEN bit is always allowed, and when written during display, swapping is done at the next VBlank. With respect to read, the value, which indicates DRAM during display until the next VBlank, is returned.
- When having swapped the Frame Buffer, be sure to access the Frame Buffer after confirming that VBLK=1 or FS bit has changed.
- When having performed HLL, be sure to access the Frame Buffer after confirming that PEN is equal to 0.
- Palette access is possible only during H and V Blank. Palette can access whenever the blank mode is in the direct color mode, as well as during Blank.

Screen Shift

• Screen Shift Control Register

(Access: Byte/Word)



SFT: Screen Shift Left/Right (explained later)

0: OFF

1: ON

Switching is allowed at any time, but is valid from the next loop.

Data Fill for Frame Buffer

• Auto Fill Length Register

(Access: Byte/Word)



Word length when filling DRAM (frame buffer). To set the value, set the value for the to-be-filled word length - 1 (0-255).

Note: The Auto Fill function will be explained later.

• Auto Fill Start Address Register

(Access: Word)



Sets the start address of the area to be filled. A16-A5 remain as fixed, but A8-A1 are uncommitted as each Fill.

• Auto Fill Data Register

(Access: Word)



Sets data to be filled. The Fill operation begins when setting this register.



3.3 VDP

32X VDP (referred to as VDP hereafter) controls the color display and has two 1 Mbit frame buffer surfaces for control display screens. Display (to the display screen) is synthesized and composed contextually of a single screen (plane) from these screens and the existing Mega Drive screen.




Figure 3.3: Combination with Mega Drive Screens

Display Mode

Enables output of images that correspond to the NTSC format (Japan, USA) and the PAL format (Western Europe). When the G3 image output is not blank, the MECA Drive display mode should select a resolution that is equal to the G3 resolution.

Table 3-1 Display Mode Possible Combinations

SEL	MO
Non-blank 320 x 224 pixels	Graphic 3 40 x 30 cells (320 x 224 pixels)
Non-blank 320 x 240 pixels	Graphic 4 40 x 30 cells (320 x 240 pixels)
Blank	Graphic 4 32 x 28 cells (256 x 224 pixels) Graphic 4 32 x 28 cells (256 x 224 pixels) 40 x 28 cells (320 x 224 pixels) 32 x 30 cells (256 x 240 pixels) 40 x 30 cells (320 x 240 pixels)



VDP Configuration

VDP is mapped, as shown below, from SH2 address 20004100H and 24000000H. These exist as I/O devices for the CPU. As a result, accessing without the color palette is only a cache-through address.




Figure 3-6-333 VDP Mapping

• VDP Register

The VDP register controls RAM block access, the VDP mode, priority, etc. The VDP register is read to the VDP display circuit when a horizontal sync line is complete. Consequently, after the register is set, the settings from the next line become valid for the bitmap mode and screen shift control.

• Color Palette

The color palette is RAM block that designates display colors. A cache address is possible. This block must always be word accessed.

• DRAM

Also called a frame buffer, DRAM stores line tables and bit pattern data for each line. Mapping is done for either DRAM 0 or DRAM 1. This block can write in 8-bit or 32-bit widths. Write speeds are all the same, but 0 cannot be written in byte access.

Over Write Image

Data write can also be done from this area to the frame buffer. Because there is specialization in character overwrite, if the significant or insignificant byte of data is 0 when accessing by word, only that part ignores overwrite and holds the original value. Thus block can write in 8-bit or 16-bit widths. Write spends are all the same, but 0 cannot be written in byte access.

Switching Frame Buffers

By switching the FS bit, the DRAM data previously handled by the CPU is transferred to the VDP and the contents are displayed. In addition, DRAM that has been displayed is mapped instead in the address space, allowing the driver. For instance, animation can be displayed by switching repeatedly per each single frame (1/60 sec), and for the period equivalent to a single frame (1/60 sec), write process can continue. Frame buffer can be switched only in VBlank. During display, even when writing to the FS bit, the buffer does not switch until VBlank occurs. The FS bit when read, returns the buffer selected as the current display side. DRAM access should take place after confirming that VBLK=1, or the FS bit has been switched.



Color Palettes

There is one DRAM0 and DRAM1 common color palette in the HX, and 0 - 255 palette code can be specified per each pixel. The figure below shows the correlation between the color data format, SH2 address, and palette code. Any of R, G, B, each with 5 bits, can be selected from among 32,768 colors.

The color data format is 16-bit and the color for each pixel can be directly selected (when in the direct color mode), but data size can be kept down by indirect-selecting using the 8-bit palette code.




Figure 3.4 Color Data Format and Color Palettes

Note Palette access is possible when PEN = 1 (Transfer Buffer Control Register). If accessing when PEN = 0, wait is held until PEN = 1. Also, when PEN goes from 1 to 0, the written value is not guaranteed. When the color is directly selected, color palette can always be accessed.



Over Write Image

Allows RAM block that is physically identical to the DRAM area to be accessed from this area. When writing data from that area, data on the frame buffer is not changed and remains in its original state when 00H is written in 1 byte units.




Figure 3.7 Over Write Image

Overview of Display Specifications

Table 2.2: 32X VDP Specifications

Display Size	320 pixels in 32K pixels or 320 pixels x 240 pixels only the non-tilable mode
Display Colors	32 768 color direct or 256 colors from 32 768 colors (color palette)
Frame Buffer	1 bit/1 DRAM x 2 (Line Table Format)
Draw Mode	Direct Color Mode (16 bit/1 pixel), 32K color direct Fixed Pixel Mode (8 bit/1 pixel), 256 of 32K colors Run Length Width (16 bits/continuous same color pixels, 256 of 32K colors)
Priority (Compatible with Mega Drive screens)	To combine MEGA DRIVE screen A, B, and screen with a single screen. 32X screen is synthesized at the front or back.
Other	Supports GRAB FILL at VDP size



Line Table Format

There are 256 words in the line table in the frame buffer lead. When writing an address in which pixel data for each line is entered, that line is displayed. The data format following that address can select the three modes explained on the next page. Mode selection is set by combining VDP register bits M2 and M3.

- (M1, M0)
- (0, 0) Blank display
 - (0, 1) Packed pixel mode
 - (1, 0) Direct color mode
 - (1, 1) Run length mode




Figure 3.4 Line Table Format

* Display Fields/Frame

VDP mechanically displays 320 pixels worth of data from the address specified per the line table. Consequently, clamping is required since the overwrite image area data is displayed also when there is no DRAM area for 320 pixels worth of data after the specified address.

Priority

Select whether or not to use the PRI bit of the VDP register, and whether the 32X screen is to be displayed in front of or behind the MD screen. Also, each through-bit 1-bit is added to the color data. If the PRI bit is used, the pixel that designated the color is displayed on the side opposite of the MD screen. When the MD color code is 0, and when the 32X designates blank by the VDP register, each becomes transparent. In both case management, the MD background is displayed.




Figure 3-9 Priority



Abstract: The purpose of this study was to determine the effect of a 12-week, low-intensity, low-impact, and low-volume exercise program on the physical fitness and health-related quality of life of older adults. The study was a randomized controlled trial involving 40 participants aged 65 and older. The intervention group performed a 12-week exercise program, while the control group remained sedentary. Physical fitness was measured using a 6-minute walk test, and health-related quality of life was measured using the SF-36 questionnaire. The results showed that the intervention group had significantly higher scores on the 6-minute walk test and the SF-36 questionnaire compared to the control group. The findings suggest that a 12-week, low-intensity, low-impact, and low-volume exercise program can improve physical fitness and health-related quality of life in older adults.

This mode directly expresses data of each line from the panel in the left corner of the screen by each through-bit, B, C, R (24-bit). From the size of the frame buffer at 320 words per 1 line.

1. $4000 \text{ m} = 4000 \times 1000 \text{ mm} = 4,000,000 \text{ mm}$

and only 266 lines can be displayed. The number of lines can be increased by making identical line data to be common.




Figure 3.10: General Center Model


Background **Principal Results** **Conclusion**

This mode indirectly expresses data of each line by individual color palette codes (color) from circle at the left corner of the screen.

Since two pixels are exposed by 1 word, and 1 line contains 140 words

1. $1000000 = 10^6$ Bytes = 1000 Kilobytes = 1000 x 1000 Bytes.

it is possible to have 408 lines of display data



PowerLine **PowerLine** **PowerLine**



Screen Shift Control

Because of word units, address data that can be set in the line table can change the table only in 2-dot units when in the packed pixel mode. As a result, use the screen shift control bit (SFT) to change the display position by 1-dot units for horizontal scrolling.





Figure 3.10: Horizontal Scrolling in the Packed Pixel Mode

Run Length Width

In this mode, pixel data is handled in units as the same colors that continue horizontally, and is represented in palette code (8-bit) and continuing number of pixels = run length data (8-bit). Through bits are valid in this mode as well. When the run length exceeds 320 pixels for one line of data, the 320 pixels are displayed from the left, and all pixels thereafter are ignored.




David L. Forster, University of Illinois at Chicago

Figure 1

Auto Fill uses three registers: the start address, word length, and file data. VOP begins the fill operation when writing to the file data register. The portion that exceeds the page border is filled from the start of the page. Because VOP and SH2 DIFAM accesses conflict while executing Auto Fill, do not access from SH2.

Full expression: type = 200 is length decoded

After executing Auto Fill, DRAM should be accessed after confirming that VDP register FEN = 0 (completion of frame buffer access via VDP).

Figure 3.14. *Chromolaena odorata* (Scaevola) tree.

Clock Used by the 32X

The master clocks for NTSC and PAL used by the Mega Drive and 32X are different. The 68000 and SH2 system clocks are shown below as standards.

Mega Drive Master Clock Cycle

$$Mclk = 1/Tosc [sec]$$

$$NTSC: fosc = 53.693173 [MHz]$$

$$PAL: fosc = 53.501424 [MHz]$$

68000 Clock Cycle

$$Vclk = 7 Mclk, \text{ but } Mclk \text{ is the value above.}$$

SH2 Clock Cycle

$$Sclk = Vclk/3, \text{ but } Vclk \text{ is the value above.}$$

Rex Sabio
242

HBLANK and Display Periods



Figure 3.15 HBLANK Period and Display Period

A: Blank Period	160 dot	(640 Mck)
B: Display Period	800 dot	(2560 Mck)
C: HBLANK - VBLANK	27 dot	(224 Mck)
D: HBLANK - XCHISP	3 dot	(24 Mck)

VBLANK and Display Periods




Figure 3.16 VBLANK Period and Display Period

	NTSC	PAL (24)	PAL (25)
A: Blank Period	36H	80H	73H
B: Display Period	224H	224H	240H

VDP Register Latch Timing




Figure 3.57 VDP Register Latch Timing

A: H Blank - PEN	3 dot	04 Mdot
B: PEN Width	60 Scdot	(VDP Rate Interval)
C: H Blank - latch	76 dot	(with 1/2 dot)

The register set within interval C is valid as line n+1 (the next line), and for interval D is valid at line n+1. Please avoid the type of phenomenon in which the VDP register latch and CPU register access overlap. When the DDAst is being refreshed, PEN is 1, but access of the DRAM is possible. Because HWRB 1 is set in 240 bits when in the NTSC mode, VDP will have operating errors.

3.4 PWM

PWM Sound Source

SDX outputs a 2 ch pulse wave as a sound source. The integrated wave form converts the pulse width to wave height. A variety of sounds can be produced by continuously changing the pulse width.




Figure 3.18 SDX Sound Source




Figure 3.19 Pulse Wave and Its Integrated Wave Form

Functions of 32X PWM

There are five registers within the SYS REG area for controlling PWM of the 32X (see section 3.2). It is possible to access from both the SH2 and the Mega Drive. Since any register can be accessed in bytes, the Mega Drive side can switch banks and be accessed from the 68000 or Z80.

MD side	SH side	
A15132H	20804028H	PWM Control
A15132H	20804029H	Cycle Register
A15134H	20804030H	L ch Pulse Width Register
A15136H	20804031H	R ch Pulse Width Register
A15138H	20804034H	MONO Pulse Width Register

Figure 3.26 PWM Control Register

32X PWM has the following functions:

- Timer interrupt for SH2
- Can output the same signal as a transfer request (DRREQ) for DMAC built-in SH2.
- L ch and R ch independent output of ON/OFF
- Switches L ch and R ch
- Sampling Rate (pulse timer cycle, left right channels variable)
- Continuous write of pulse width (pulse width register is 3 step FIFO)

Creating Wave Form Data

Supplied as a Macintosh development tool, the waveform data can be played back by the 32X PWM and output as AIFF (Audio Interchange File Format) using off-the-shelf sampling software and converted through the waveform converter.

Cycle and Pulse Width Settings

Both the cycle and pulse width are 12-bit and can be set from 0 to 4095.

The cycle register obtains the required sampling rate with the set value - 1 as a multiple of the base clock cycle. When the set value = 0 the cycle is at a maximum (4095 times the base clock cycle). When the set value = 1 (2 times the base clock cycle) PWM will no longer operate and should not be set.

When 1047 is set in the cycle register, for example, the base clock for NTSC is 23.68 MHz and the sampling rate is:

$$23.68 \times 10^6 \div (1047 + 1) = 23 \times 10^3 = 23 \text{ (kHz)}.$$

In the pulse width register, the height of sample points (within the maximum negative value of the amplitude) are written successively. Because the set value = 1 is the height, when 1 is set, the maximum negative point of the amplitude is 0, and when 0 is set, the maximum positive point of the amplitude is 4095.

The pulse width register is a 3-step FIFO. The pulse width is refreshed per each sampling cycle. When FIFO is empty, the previous pulse width is held. Immediately after reset, FIFO is empty and the pulse width is 0.




Figure 3-21 PWM Control Register

3.5 SH2

SH2 is a RISC (Reduced Instruction Set Computer) type processor. As with other RISC type processors, it has the following features due to its high speed instruction implementation.

Program (application program) run-time is expressed by the product of the following three elements, C, T, and I

Program run-time = C x T x I

C: cycle number / command, T: cycle time (clock speed),

I: instruction number / task

RISC type processor executes instructions at high speed by reducing C and T.

- Cycle number is reduced per instruction

The conventional CISC (Complex Instruction Set Computer) processor realizes a complex instruction set by micro programs (programs from microcode external instructions). Thus decoding and run-control is complex and, because many execution cycles are needed, SH2 (SH7295) has a simple instruction set with high-speeds by wired logic. Further, by "5 step pipeline control" instruction execution, one instruction is executed in 1 cycle (1 system clock cycle / 2340 MHz operation time, 0.5 ns) ostensibly by parallel execution of each stage as shown in the Figure 3.22: instruction 1 "IF", instruction 2 "MA", instruction 3 "EX", instruction 4 "ID", and instruction 5 "WB".

5 Stages of the Instruction Execution

IF	Instruction fetch	Fetch instruction from memory
ID	Instruction decode	Decode fetched command
EX	Instruction execution	Execute decoded contents
MA	Memory access	Access to memory data
WB	Write back	Return memory access results to register



Figure 3.22 Pipeline of Instruction Execution

Reduced Cycle Time (Increased Clock Speed)

Internal operations can be made faster if the clock speed of the processor is increased, but a gap is created between main memory access times, a wait state is produced in the processor, and the effective cycle number per one instruction increases. In order to fill in this difference, SH2 has a built-in 4 Kbyte cache memory. The cache shortens access time by 1 line compared to the main memory. When data of the address to access is stored here, the wait state of the processor is reduced because that data is able to be accessed.




Figure 3.10 Cache Memory

When data accessed by the CPU is stored in the cache memory, it is called *cache hit*, and when not stored in the cache memory is called *cache miss*. For cache miss, a part of the contents of the cache memory is replaced.

Master and Slave

Two SH2 units are packaged on a common external bus in the 32X. SCRAM and 32X hardware resources are connected to this bus and across the periphery while adjusting (bus arbitration) conflicts of the bus. One side, the Master mode, releases the bus only when bus authorization is requested from the outside with bus authorization under normal conditions. The other side, Slave mode, does not have bus authorization under normal conditions and requests bus authorization each time access to an outside CPU occurs.

In a packaged condition, two SH2 units are fixed to the Master mode and Slave mode according to the settings of external pins, and normally the CPU itself is divided by the name "Master" and "Slave."

Note: SH2 mode to select a "partial slave mode" by releasing partial space sharing with software from the Master mode, but because the necessary interconnectivity itself, packaged the Master mode must be used.

System performance does not double when two CPUs are used. It is at least than double for shared parts, such as memory or I/O, due to access competition. Accordingly, function fragmentation or bus control that decreases the conflicts is required. Within 2 SH2 units, it is normal for the master to control the system 32X and the slave to restore the computing element inside SH2 and work especially in numerical computing.

Master and slave hardware listed below is held separately by the SH2 while everything else is in common.

- BOOT ROM
- Interrupt Clear Register
- Bit 0 -3 of the Interrupt Mask Register (V, H, CMD, PFM mask bits)

With the exception of CMD interrupt occurrence (INTM) and INTA bits of the interrupt control register, 68008 does not differentiate SH2 master and slave in terms of hardware.



Cache

SH2 contains 4-Kbyte cache memory. Since this memory is accessed per 1 cycle, it is effectively executed by reducing the wait states during accesses to external chips, such as SDRAM, and minimizing command execution pipeline perturbation.

Cache Specifications

- 4-Kbyte, command /data mixed type
- 64 entries x 4-way associative, 16-byte line length
(Selection of 64 entries x 2 ways + 2-Mbyte RAM)
- Data write is write-through type, LRU express algorithm
- Able to select command only /data only express



Figure 3.24 Relationship of SH2 Address Space and Cache

Cache Overview

In SH2, address bit 31:0 is called an intra-line byte address, and the cache handles address space from the lead (00000000H) in line units (1 line = 16 bytes). In addition, the address bit 31:29 is called the access space specific address, bit 29:10 is called the tag address, and bit 9:4 is called the entry address.



Figure 3.25 SH2 Address

The cache holds command/data from the address array and data array. The data array is 4-way memory in which 64 entries (64 lines), considered along way, correspond to an entry address. The address array manages the validity/invalid conditions of the field contents and the tag address by entry, way, as well as manages the access order (LRU information) of each way by entry.




Figure 3.26 Cache Configuration

When reading, the address to be accessed and identical entries are checked all 4-ways and are read from the cache if there are tag addresses that match. If all 4-way tag addresses do not match, they will be selected based upon the LRU information after reading from off-chip memory. Corresponding entry tag address and line data are replaced and output to the CPU upon completion.

When writing, if tag addresses match, data in the cache is rewritten, as well as contents of the memory external to the chip (write-through). If all 4-way tag addresses do not match, they are only stored in the memory external to the chip (off-chip memory).



Cache After Implementing BOOT ROM

The BOOT ROM mounted in the 32X, both master and slave, purges (initializes) and enables the cache immediately after SLEEP from the initial program of the Mega Drive side has been canceled. At this time, 4-way mode, data replace, and command replace can be selected. Initial data is loaded and settings stay unchanged until the application is implemented.

Applications can be executed without tinkering with these settings, but when transferring DMA in the address area where cache is used, the operation can result in differences in the cache memory and external memory contents, and therefore, purge becomes necessary. Purge of all entries, and the purge of a specific line should be differentiated in response to the need.

Purge (Cache Initialization)

Purge of all entries

If "1" is written to the CP bit of the cache control register (CCR), all cache entries will be purged.

Purge of specific lines

In associative purge spaces (4000000H - 50000000H), the cache address to purge is offset, and if write accessed, is dispatched 4 ways at the same time and only lines that include corresponding addresses are purged. For example, when the slave side cache is purged because contents of the master side 0x0000000H address are replaced, write access is performed in the 40000000H address by the slave CPU.

DMA

SH2 contains a 3 channel DMA. If transfer request is set to auto request and is within the SH2 address space, transfer between memories can be performed (a generation inside the DMA).

When transfer request is done by an external request (DREQ), DMA transfer can be done by the dual address mode for:

- channel 0 from FIFO to SH2-side RAM,
- channel 1 PWM sound source pulse-width register

DMA transfer can be done by the dual address mode. External requests should be used by the edge trigger, not the level trigger.




Figure 3-177 DMA between Mega Drive and SH2

DMA transfer from the Mega Drive to SH2 is done through the FIFO packaged SH2. If data is set to this FIFO from the Mega Drive, transfer request (DREQ-0) occurs for the DMA of SH2. In the SH2 side, DMA channel 0 is set in external request and FIFO is specified and transferred to the source address.

This sets data to FIFO from the Mega Drive side.

CPU Write is the method of writing to FIFO by 68000 directly for each word. At this time, if the Full bit of the DREQ control register is 0 write is possible and if Full is 1 then it is FIFO Full.

Master-Slave Communication

When communicating for coordination between the master and slave, it is important to know how to properly receive data and take turnings.

Serial SCI (Serial Communication I/F)

SH2 has one SCI channel. In the 32X, the master and slave are connected to each other making serial communication possible. If data receive interrupt is used, turning is effective in severe cases. Data is set in the SDRAM described below and turning can be taken by SCI. Since the 32X is not equipped with an external clock source for the SH2 SCI, an internal clock must be selected. Otherwise any setting can be done.

SDRAM

This is a wide region able to capture large amounts of data. But because the internal operation is on 1 line (=16 bytes) units, transfer of numerical bytes or flag polling is not suitable. SH2 does not have a function that combines the cache memory contents of the master and slave. As a result, the contents of memories used in common must either be accessed by cache-through or accessed after purging by one CPU when the other CPU is changed.

Communication Port

Because there are no SDRAM instructions when going through the communication port, speed is comparatively rapid even if polling is cache-through. However, large amounts of data cannot be handled when the entire capacity including communication with the Mega Drive, is right words.






Figure 3.28 68000 and SH2 Communication

Communication Port

The 32X has an 8 word register that can read and write from both "communication ports" used in 68000 and SH2 communication. After the power is turned on, the boot ROM program, following its completion of the initialization and security, notifies the 6000, and as a result, the SH2 master sends "M_OK" (ASCII code 4 bytes) to the start of the communication port, and the slave sends "S_OK" to the 2nd and 3rd words. Communication ports from here after are opened in the application. If simultaneously writing the same register from both 68000 and SH2, or if either the 68000 or SH2 is writing while the other is reading, the value of that register becomes undefined. As a result, dividing the register to be used as SH2 → 68000 and 68000 → SH2 must be avoided.

CMD Interrupt

When turning on both 68000 and SH2, not only can the communication ports be polled together but interrupt can occur from 68000 to SH2. INTM and INTS bits of the interrupt control register correspond to the master side SH2 and the slave side SH2. CMD interrupt occurs if 68000 is set to 1. Interrupt can be cleared if SH2 writes the CMD interrupt clear register. Mask/unmask (0/1) cancel can be done by the CMD bit of the interrupt mask register. The CMD interrupt clear register and CMD bit are held separately by the master and slave (addresses are the same). There are no interrupts from SH2 to 68000.

DMA

SH2 has a 2 channel DMA built-in to it. When the 32X uses channel 0 from among the two channels, data can be transferred from the Mega Drive side to the SH2 side. The 32X has a DRQ2 output for issuing transfer requests to channel 0 and a FIFO for continuously transferring data. FIFO can be directly written to by the 68000.

Rex Sabio
242



Interrupt

There are five ways an interrupt can be created:

- pressing the Mega Drive reset button
- during vertical feedback
- during horizontal feedback
- interrupt control register write from Mega Drive
- PWM cycle timer

Each interrupt is cleared when written to an interrupt clear register by a different section. Interrupt continues indefinitely until cleared.

Mask/enable is allowed separately by setting the interrupt mask register V, H, CMD, and PWM bits except for the reset button. These four bits have separate registers by master/slave.*

The priority order when using SH2 IRL interrupt (auto vector) is:

(Reset button) > (V Blank) > (H Blank) > (Command interrupt) > (PWM cycle timer).

Name	Mask Bit	Level	Interrupt Factor
VRES Interrupt	none	16	Reset button
V Interrupt	V	12	V Blank
H Interrupt	H	10	H Blank
Command Interrupt	CMD	6	Interrupt control register write write MD
PWM Interrupt	PWM	4	PWM cycle timer
	0: Mask, 1: Enable		

* HIN (HITN enable bit inside M Blank) on the interrupt mask register has a constant master/slave

Chapter 4

32X Block Access

Chapter 4 Contents

4.1	32X Block Access by SH2	73
4.2	32X Block Access by SH006	73
4.3	32X Block Access by 280	76
4.4	Access Timing of each CPU to 32X Block	77

4.1 32K Block Access by SH3

Blocks that Can Be Directly Assessed

Access from 5H2, 6H00, and Z80 to all I/O buffer registers corresponds to the list below. (The + mark means access from Z80 is possible)

11/11/2019 11:11 AM

[illegible]

SH2 Address Space

SH2 divides and manages address space in the four areas from CS0 to CS3, but there is no need for a special awareness that a program has four areas. The system is designed so that a situation in which the area boundary is exceeded and must be continuously monitored is not created. The mapped device can be directly accessed by indicating that address.

Cache-through Access

System and VDP registers must be accessed by cache-through. Although system design also allows access by cache, because there is no guarantee that data of an external device or register which could be re-written by other processors would agree with cache data, purge becomes necessary each time. Therefore, cache can not be used.

VDP Access Competition

When accessing from the SH2 to the VDP registers, frame buffer, and color palette, access waits until the FM bit (interrupt mask register bit 15) is 1. After access times has ended, the FM bit becomes 0 and access authorization changes to 68000. This being the case, SH2 and 68000 wait together until access authorization returns and accesses. When finished, competition can be avoided by returning access authorization to the opponent.

When the FM bit from SH2 is "1", access from 68000 is interrupted by force and the operation that follows is not guaranteed.

ROM Access Competition

SH2 has priority when 68000 and SH2 access the cartridge ROM at the same time. When this happens, the second CPU to be accessed waits until access of the first CPU is finished.

When the 68000 directly accesses contents of the cartridge ROM by the CPU, SH2 can access high speeds by accessing after the contents of the ROM cartridge is once loaded to the SDRAM. As a result, SH2 accesses ROM data sporadically in certain amounts, whereas ROM access by 68000 occurs regularly. When there is a problem in executing 68000 program interrupted by ROM access wait, the RV bit (DRQ control register bit 0) is set to 1. Here, ROM access from SH2 is in a wait status until 68000 RV = 0. The bit from SH2 is read only.

4.2 32X Block Access by 68000

Blocks That Can Be Directly Accessed

After the power is turned on, address space of 68000 is mapped the same as the Mega Drive unit. If the 32X initial program provided by Sega is installed following the POWER ON reset vector address, 32X is mapped at the time the execution is transferred to the application program, and is initialized in an access-enabled status.

See Table 4.1 "32X Buffer Register List" in section 4.1 for individual buffer registers.

Cartridge ROM Access When Using the 32X

ROM cartridge 000000H-400000H is mapped unchanged in 68000 address space 000000H-400000H when using the Mega Drive unit. But when using the 32X, mapping is done on and after 680000H when execution is handled by application program.

68000 address	cartridge ROM
800000H-8FFFFFFH	000000H-40FFFFFFH
900000H-9FFFFFFH (4 bank switching)	000000H-00FFFFFFH (initial condition) 100000H-10FFFFFFH 200000H-20FFFFFFH 300000H-30FFFFFFH

VDP Access Competition

When accessing from 68000 to the VDP register, frame buffer, and color palette, access waits until the PM bit (interrupt mask register bit 15) is 0. After an access series has ended, the PM bit becomes 1 and access authorization changes to SH2. Such being the case, SH2 and 68000 wait together until access authorization returns and accesses. When locked, competition can be avoided by returning access authorization to the opponent.

When the PM bit from 68000 is 0, access from SH2 is interrupted by force and the operation that follows is not guaranteed.

ROM Access Competition

See "ROM Access Competition" in section 4.1.

4.3 32K Block Access by Z80

Blocks That Can Be Directly Accessed

Z80 is loaded as the Mega Drive sound CPU. Even when 32K is mapping in the 68000 address space, 68000 memory area can access each 8000H by switching banks similar to when using the Mega Drive unit. See Table 4.1 "32K Buffer Register List" in section 4.1 for individual buffer registers.

Competition With Other CPUs

Access competition to the 32K block of 68000 and SH2 applies to both Z80 and SH2. See section 4.3 for more information.

Frame Buffer Access

Frame buffer can be written in bytes but data 0 byte write is ignored. (Same for write from both 68000 and SH2).



4.4 Access Timing of Each CPU to 32X Block

The timing sequence when the CPU accesses the peripheral is called a bus cycle, and takes a maximum of 4 Clock with 68000 and 2 Clock with SH2.* In addition, wait time is created on the CPU side due to the difference of the peripheral and operating speeds. 1 Wait means that the minimum bus cycle + 1 Clock is necessary in the access. A wait is required for all 32X Blocks (as shown below) to access from 68000 and SH2 in response to the process contents and operation status.

- * Besides inputting a Wait signal from the outside, SH2 can input Wait by setting the built-in bus state controller, but after implementing boot ROM only internal Wait is set.

32X Mode and Cartridge ROM

SH2 (Read/Write):	4 wait (min) ~ 13 wait (max)
68 K (Read/Write):	0 wait (min) ~ 4 wait (max)

Frame Buffer

SH2 (Read):	3 wait (min) ~ 12 wait (max)
SH2 (Write):	1 wait (min) ~ 3 wait (max)
68 K (Read):	2 wait (min) ~ 4 wait (min)
68 K (Write):	0 wait (constant)

- * Write access to the SH2 frame buffer assumes continuous writing without an Idle Cycle. When the Idle Cycle is inserted between accesses, the next access time is shortened only by the number removed by the Idle Cycle. (The next access time cannot be shorter than a minimum cycle of 3 clock)

A 4 word component of RPO is 16H for frame buffer writing. Thus, 3 Clock is required if RPO is FULL and 3 Clock is required if RPO is not FULL.

Palette

SH2 (Read/Write):	3 wait (min) ~ 64 wait
68 K (Read):	2 wait (min) ~ 64 wait
68 K (Write):	3 wait (min) ~ 64 wait

- * Wait number 64 wait means that a wait of a 1 line component display is required. (1 access to the palette completes with the CPU and VDC, a wait of a 1 line component is required in the CPU side.)

VDP Register

SH2 (Read/Write)	8 wait (const)
68 K (Read)	2 wait (const)
68 K (Write)	0 wait (const)

System Register

SH2 (Read/Write)	1 wait (const)
68 K (Read/Write)	0 wait (const)

Boot ROM

SH2 (Read)	1 wait (const)
------------	----------------

•SDRAM Access Time

The 32K SDRAM is specialized for the "replace" in the case of the SH2 cache miss, and read transient in the 8 word burst mode" while write transient in the 1 word single mode. Access time is fixed at the following values.

Read	12 Clock / 8 Word
Write	3 Clock / 1 Word

- 8-Word burst mode of read is a read operation that takes data in batches of 8 word components from the first address specified by the read address. Because 4 word corresponds to a single line cache, there will be consistency when a cache miss-hit occurs and line data is replaced. But when the SDRAM is read using cache-through, even if the data to be read is only a single word, the access operation to the SH2 SDRAM is 8-word-burst-read-fixed, and access time is required by that amount.

CHAPTER 5

OTHER

Rex Sabio
242

Chapter 5 Contents

5.1	Boot ROM	51
5.2	Security	54
5.3	Restrictions	60

5.1 Boot ROM

The Boot ROM is an SH2 execution object that is loaded in 32X as ROM, and is different in content with respect to the master CPU and slave CPU. SH2 itself sleeps until activated by the Mega Drive side initial program. After the Boot ROM is reactivated, security (see 6.3 Security) is executed by the master CPU; and if OK, the initial program is executed after the initial data (application program) is loaded from the ROM cartridge to SDRAM.

Initial Data Load

Address 300H to 3FDH of the ROM cartridge is called the user header. Shown in Figure 5-1 below are parameters of the initial data load given by the format.

MAPS User Header (300000H)		
Minisub-header		
d0	MAPS CHECK MODE	module name
d1	00000000	version
d2	00000000	ROM address
d3	00000000	destination address
d4	00000000	size
d5	00000100	SH2 Master start address
d6	00000000	SH2 (Slave) start address
d7	00000000	SH2 (Slave) vector base address
d8	00000000	SH2 (Slave) vector base address

Figure 5-1 Example of User Header

The source address is the byte address in which the ROM cartridge load is 0. The destination address is the byte address in which the SDRAM load is 0. Size is indicated by number of bytes. Because the boot ROM loads the initial data in long word units, an address error will occur if the address is not set by the long word boundaries. Size must be treated in multiples of four. An address error will also occur if the start address and vector base address are not set within the long word boundaries.

Mega Drive and SH2 Synchronization

The Boot ROM flow chart is shown in Figure 5.2. The "comm 0, 4, 8" reference in the figure below refers to communication ports on the 32X. Immediately before an application starts, SH2 master writes "M_OK" (ASCII code 4 bytes) and SH2 slave writes "S_OK" to the communication port. The Mega Drive side executes the initial program (See 5.2 Security) at this time. To be able to synchronize the Mega Drive and SH2 with the application, these must be cleared when moving the Mega Drive side to the application. The SH2 side waits until it is cleared.




Figure 5.2 Flow Chart of Boot ROM (Master)




Figure B.2: Boot ROM Flow Chart (Slave)

5.2 Security

Initial Program

The initial program performs hardware security and everything required upon resetting in order to equalize all hardware conditions when the Mega Drive and 32X are powered on. In the application program for 32X, the initial program (ICD_MARSH.PRG) that replaces the one used by the current Mega Drive must be included. This program is executed immediately after the power is turned on or reset by the Mega Drive side. After activating SH2 from the sleep, the Mega Drive and 32X hardware are initialized and then applications executed.

Security

The initial program must begin from the start of the program (address 300H) without change. The Boot ROM built into 32X confirms that the initial program is provided here. When contents do not match, 32X becomes locked and reset cannot be done from the Mega Drive side.

Be aware that release cannot be done if the initial program has been changed or if the initial program is not entered from the start.

Included in the Initial Program

A list of the Mega Drive side sample program is shown in Figure 3-4 below. The initial program, ICD_MARS.PRG, appears in italics.

- * MMPS: Sample Program
- * Mega Drive Main Routine
- * Copyright © 1994 FUJITSU PERSONAL SYSTEMS, LTD. 094

Physical details		
sex	colobata_colobus	acid name
sex	colobata_colobus_colobus	acid name

<ul style="list-style-type: none"> include file include file: include file: path include file: constant 	<ul style="list-style-type: none"> Stage Drive Map Working Assign Constant or Matrix
---	---

1000

Vector / Mega Drive CD / Macintosh / Prolog	
include: PENDING pg	Mega Drive & 32X Header
include: not measured	Size: Compression: Other: Framework: Security:

Call 1-800-368-5868 for more information.

FIGURE 10-11. MARY HILL, ARIZONA

5.3 Restrictions

- 1 When performing SH2 auto request DMA, both master interrupt and slave interrupt must be masked. If DMA is performed by both master and slave at the same time, one side of DMA will perform very slow until the other side of DMA is finished.
- 2 Since starting the interrupt process may take longer while executing auto request, VDP cannot be accessed within H interrupt while DMA is occurring. When PWM is used, data write may not happen in time. As a result, when either master or slave controls PWM, or when VDP is accessed in H interrupt, auto request DMA cannot be used.
- 3 Because the time required for the SH2 interrupt to be received depends on the status of the execution, when a high level interrupt is applied following a low level interrupt, the high level interrupt may be received before the end of the interrupt sequence. Therefore, care is required regarding interrupt immediately prior to V interrupt and PWM interrupt.

Rex Sabo
242

4. When performing CPU write DMA, full bit should be checked for every four words written. This is because the response to the SH2 side DMA may be longer than the 68K access cycle, depending on the access status.
5. When accessing the palette in the packed pixel and run length modes, access needs to be done before 1µs in which the PEN bit changes "1" to "0". Because VDP ignores this access interval, data can not be ensured for both write and read.

Precautions When Using 32X SH2 (SH7395)

If the following operations are performed, the operation that follows can not be guaranteed.

1. Do not use the TAS command with the 32X.
2. Do not use the sleep command in an application.
3. Do not access the bus state controller (FFFFFFE0H - FFFFFFFFH) in an application.
4. Internal reset should not be done by the "watchdog timer" in an application.
5. Do not access the standby control register (FFFFFF89H) in an application.

In addition, the following conditions exist.

1. Do not manually reset the 32X.
2. NMI is fixed to "H" in the 32X.
(Items that can be used depending on the development tool also exist.)
3. Serial communication is connected between the master and slave. Because the serial clock is also connected, it can be used to clock synchronization of one side outputs and the other side inputs.

Please make the following setting in response to use when transferring with DMAIC of SH2

1. Transfer from DREQ FIFO to memory (channel 0 is used by external request)
DMA Source Address Register 0 (FFFFF00H)
→ 20004012H (fixed)
DMA Destination Address Register 0 (FFFFF64H)
→ optional
DMA Transfer Count Register 0 (FFFFF68H)
→ same value as DREQ Length Register (20004001H)
DMA Channel Control Register 0 (FFFFF6CH)
→ 0100 0000 1110 0000B (fixed except for X)
DMA Request/Response Select Control Register 0 (FFFFF671H)
→ 00H (fixed)
DMA Operation Register (FFFFF66H)
→ optional
2. Transfer (channel 1 is used by external request) from memory to DREQ FIFO (pulse width register)
DMA Source Address Register 1 (FFFFF90H)
→ optional
DMA Destination Address Register 1 (FFFFF94H)
→ 20004004H ~ 2000400BH
DMA Transfer Count Register 1 (FFFFF98H)
→ optional
DMA Channel Control Register 1 (FFFFF9CH)
→ 0000 0100 1110 0000B (fixed except for X)
or 0000 1000 1110 0000B (fixed except for X)
DMA Request/Response Select Control Register 1 (FFFFF971H)
→ 00H (fixed)
DMA Operation Register (FFFFF96H)
→ optional
3. Transfer (channel 1, 1 is used by external request) from memory to memory
DMA Channel Control Register 0/1 (FFFFF6CH/FFFFF6CH)
→ XXXX 0010 1110 0000B (fixed except for X)

Other registers are optional.



Restrictions Concerning SH2 Interrupt

The 32X SH2 has five types of interrupt.

- Level 14 VRES interrupt
- Level 13 V interrupt
- Level 10 H interrupt
- Level 8 Command interrupt
- Level 6 PWM interrupt

The following restrictions occur when using two or more types of the following interrupts along with interrupts through the SH2 internal peripheral module at the same time.

1. There should always be 1 or more interrupt masks. Don't use interrupts of level 15, level 13, level 11, level 9, level 7 and level 1.
2. The SH2 internal free-run-timer (FRT) cannot be used with programs. Use the following values in the initial settings.

Timer interrupt enable register (TIER)	00H
Output compare register A (OCRA)	0002H
Free run timer control/status register (FRTCSM)	00H
Timer control register (TCR0)	E2H

3. External interrupts and the internal peripheral module interrupt jump destination vector may be mis-recognized. Except for the Non-Maskable Interrupt (NMI) and user breaks, interrupt vectors should be set so that they all call the same process routine. At the beginning of this process routine, individual process routines should be called by decoding and branching the SH2 status register values. When the internal peripheral module is assigned the same level as the external interrupts, check the internal interrupt factor flags by the software and find which interrupt occurred.
4. Return from interrupt without doing anything when interrupt levels 15, 13, 11, 9, 7, and 1 occur.
5. Until the RTE command is executed after the external interrupt has been cleared, two or more cycles should be opened. Clearing external interrupt is done by writing to the clear registers. When the RTE command is executed, 2 or more commands should be done afterward.

Index

Numeric

280 Line Mode	34
65 to 9H DMAC	
Destination address register	22, 30
Length register	22, 31
Source Address register	21, 30

Alphabetic

Access space initiation address	61
Adapter control register	39
Adapter enable bit	13, 14
Address array	62
Auto F2	
Data register	36
Length register	36
Start Address Register	36
Auto request	64
Bank set register	28
Base clock frequency	24
Bitmap mode register	24
Beats display	45
Boot ICId	66
Cache after implementing	65

Cache

Control register	65
Through address	13
Size	39
Max hit	40
Memory	58

Capture

Cartridge access controller	30
Cartridge ICId	4
Color palette	62
Color	62

Command interrupt

Clear register	20, 49
Mask	24

Communication Port

CPU mode	23, 38
CSA-5	74
Cycle register	24

Data array

Default color mode	47
Display mode	45
DMA	64
DMA open	21, 48
DMAId	29
DREQ-control register	21, 30

Entry address	62
External request	64
FIL Function	81
Frame buffer	89
H count register	27
H interrupt	46
Clear register	27
Horizontal scroll	15
Initial data	47
Initial program	64
Internal (SCI)	46
Interrupt	44
Control register	20
Mask register	16
IRL interrupt	69
L ch pulse width register	25, 32
Line inner byte address	42
Line length mode	30
Line table format	43
Mask	40
Mega Drive I/P	4
Mega Drive screen and synchro	17
Mega Drive side screen register	39
Mega pulse width register	25, 32
NTSC format	36
Overwrite image	43
Packed pixel mode	46
PA1 format	36
Palette access	42
Priority	46
Priority bit	46
Pulse width register	25, 32
Purge all entries	43
Purge specific line	43
PWM	55
Control register	24, 32
Interrupt	69
Interrupt clear register	26
Sound source	33
Time interrupt mask	26
Wave form data played by -	26
R ch pulse width register	25, 32
RDIC	58

Screen priority	48
Screen shift control	49
Register	50
SDRAM	9
Security	54
Sepr TV register	13
SH1	58
Slave	60
Standby charge	70
UDA overdrive	4
System register	19
Tag address	61
User header	81
V interrupt	63
Clear register	37
VDP	37
Access authorization	74, 75
Access completion	74, 75
Configuration of	38
Register	38
VHS interrupt	69
Clear register	37
Way	62
Write-through	62

Rex Sabio
242